MarketPeopleSecurity
FOLLOW A THREAD

RISC-V

Connect scattered updates into a story you can understand.

ProjectsNews

Qwen puter embeds a 32-bit RISC-V virtual CPU into Qwen the weights and passes approximately 18000000 instruction tests

An independent developer built Qwen3.5-4B based on Qwen puter, integrating a 32-bit RISC-V virtual CPU and readable/writable memory into the model weights. The project can run compiled C programs, but its model size and computational efficiency remain clearly inferior to those of external tools.

All loaded1 shown · 12 per batch